Regviz

Cypress Semiconductor /psoc63 /GPIO /PRT[10] /INTR_MASKED

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTR_MASKED

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Cypress Semiconductor/psoc63/GPIO/PRT[3]/INTR_MASKED#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (EDGE0)EDGE0 0 (EDGE1)EDGE1 0 (EDGE2)EDGE2 0 (EDGE3)EDGE3 0 (EDGE4)EDGE4 0 (EDGE5)EDGE5 0 (EDGE6)EDGE6 0 (EDGE7)EDGE7 0 (FLT_EDGE)FLT_EDGE

Description

Port interrupt masked status register

Fields

EDGE0

Edge detected AND masked on IO pin 0 ‘0’: Interrupt was not forwarded to CPU ‘1’: Interrupt occurred and was forwarded to CPU
EDGE1

Edge detected and masked on IO pin 1
EDGE2

Edge detected and masked on IO pin 2
EDGE3

Edge detected and masked on IO pin 3
EDGE4

Edge detected and masked on IO pin 4
EDGE5

Edge detected and masked on IO pin 5
EDGE6

Edge detected and masked on IO pin 6
EDGE7

Edge detected and masked on IO pin 7
FLT_EDGE

Edge detected and masked on filtered pin selected by INTR_CFG.FLT_SEL

Links

()

Register License

Copyright 2016-2018 Cypress Semiconductor Corporation \n Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License.
You may obtain a copy of the License at \n
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and
limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data